In this paper we address the slotting problem for metal interconnections in integrated circuit automation design for high current conducting metal layers. We show how to design a slotting approach by means of multi-parametric programming. We present a definition of optimization problem for convex shapes of metal layers. Constraints of the problem will reflect restrictions of the production technology and a solution will avoid usage of a commercial optimization solver on a user's side. We will present the approach on an application for generating a power transistor. The approach is applied for specific very-large-scale integration (VLSI) production technology. The solution exhibits simple implementation and gives results in an acceptable response time.
INTRODUCTION
In area of integrated circuit (IC) design we distinguish between two different approaches. In the first case ICs are designed by hand, and manually laid out. In the second case a software tool generates desired electronic system while respecting all limitations of a production technology. In this paper we address the latter approach where electronic design automation (EDA) software tools are exploited. A transistor belongs to standard components of the design. In practice, engineers do not design each layer of transistor from scratch but they use a pregenerated transistor from a library of components. The designer just inputs desired parameters of the transistor and an application generates all layers of the component. Such transistor consists of many layers of silicon with various parameters and some metal layers interconnecting parts of the transistor. The transistor application has to respect all limitations of the technology. As mentioned in Kahng et al. (1998) , the production technology consists of many manufacturing steps -optical exposure, resist development, electrochemical deposition and chemicalmechanical planarization (CMP). All have different influences on local attributes of the layout. To keep these influences uniform and determinable the layout must posses some kind of uniformity. It is possible to attain this uniformity by inserting (filling) or removing (slotting) shapes in the layout. Whereas empty surfaces have to be filled, very wide shapes have to be slotted to prevent defects during the production. From now on the slot will denote a rectangular deletion in top-layer metal shapes.
The filling and slotting were first formulated in Kahng et al. (1998) . The authors offered a heuristic approach for filling and slotting of rectangular shapes. More detailed study on fill synthesis is given in Kahng et al. (2008) and in Dhumane and Kundu (2012) . The high current conducting metal layer (top-layer metal) is mostly designed as a piecewise linear path of certain width. If the path exceeds an allowable width it is needed to insert slots into the path. This problem is usually solved using a wire group or a sloth path (Cadence, 2013; SkillCAD, 2012) . If the metal layer takes a different shape than the path then the slotting problem is closely related to rectangle packing problem (Huang and Chen, 2007; Birgin and Lobato, 2010) and floor planning problem (Sherwani, 1999) . Mathematical programs that solve latter problems are complex and computationally demanding in general. Results of these programs are given in a response time that can vary from several seconds to tens of minutes depending on a complexity of the problem. However, an acceptable response time of a operation in Computer Aided Design (CAD) systems ranges from miliseconds to several seconds.
A challenge is to design a slotting approach that offers solutions in the acceptable response time while satisfying all technology restrictions. Moreover the approach has to respect limits of an implementation scripting language. In terms of a budget it is also preferred to avoid usage of a commercial optimization solver on the user's side.
In this paper we address the slotting problem in IC automation design for metal shapes. The objective is to find an optimal solution in form of an analytical function z * (p) where p represents parameters of the problem and z * represents vector of optimal variables. Then calculating z * (p) for a given value of p reduces to a simple function evaluation.
We show how to design slotting by means of multi-parametric programming (Bank, 1982; Pistikopoulos et al., 2007b,a (c) Top-layer metal sample of power transistor from a testchip. Fig. 1 . Geometry of the basic building block and its composition into metal shapes.
present a definition of an optimization problem for convex shapes of top-layer metals. The constraints of the problem will reflect restrictions of the production technology and the solution will respect the commercial limitation. We will present the approach on an application for generating a power transistor.
The paper is organized as follows. In Section 2, we present geometry and basic rules to compose shape of the top-layer metals of the power transistor. In Section 3 we expose model of the metal shape. We introduce the notations to be used throughout the paper and propose general form of the optimization problem. In Section 4 we detail the solution and discuss important issues. Finally, numerical results are presented and discussed in Section 5, while we draw some conclusions in Section 6.
PROBLEM DESCRIPTION
In this section we present basic rules of the slotting problem for the application for generating a power transistor. We touch on important geometry regarding metal shape creation, implementation issues, and limitations of the production process.
The transistor application uses simple parameterized building block (parameterized cell or pCell) to generate whole transistor. Figs. 1a, 1b depict top-layer geometry of the pCell and a composition of pCells into top-layer metal shapes. Grey arrows represent direction of the electric current. Although, parameterized cell describes many features of the layout in general, pCell will refer to the top-layer metal part of the parameterized cell in this paper. Parameters of the pCell take values:
The application for generating the power transistor is prepared in custom IC design scripting language SKILL. SKILL is a scripting language based on Lisp exploited in many EDA software packages from Cadence Design Systems (Barnes, 1990 The slotting restriction for a production technology can be interpreted as follows. Each metal shape has to be designed so that no square bigger than m × m can be contained in the shape of the metal layer, as illustrated in Fig. 1b . However this definition is inexact, therefore it is needed to introduce a design rule check (DRC) principle for wide metal shapes. First we divide the pCell into two convex parts: top and base, as shown in Fig. 1a . Since base parts form a simple rectangular supply conductor in the ridge composition we focus only on the top part of the pCell, Fig. 2 . The yellow area around the slot is created by extending the slot by m/2. Similarly the brown area is created by moving selected facets of the shape inward by m/2. If the yellow area fully covers the brown area then the technology restriction is satisfied. The technology imposes restriction for the size and position of slots too. Each slot is rectangle of length ℓ and width w with following limitation w min ≤ w ≤ w max , ℓ min ≤ ℓ ≤ ℓ max (2) A spacing between slots in horizontal and vertical directions has to be more than s s . Distance of any slot from boundary of the metal shape has to be more than s b .
MINIMIZATION PROBLEM
Since the metal layer will conduct the electric current of several amperes it is desired to minimize the area of all slots. If the area of remaining metal shape would be too small the electric current could burn out the metal. Before we present our solution and discuss implementation issues, let us summarize our goal: Problem 3.1. Given parameters b, γ, ϕ of the top part of the pCell, as depicted in Fig. 1a , it is needed to minimize overall slots area while satisfying the slotting restriction. The optimized variables are:
where i = 1, ..., R denotes the slot's index.
Note that slot denotes rectangular deletion in the metal layer shape. The problem has to be solved in the acceptable response time while respecting all restrictions of the production technology.
Model of pCell's Top Part
From now on we will consider the shape of the pCell's top part, as shown in Fig. 3 , defined in a hyperspace representation of the polytope where
where parameters γ, b correspond to geometry depicted in Fig. 3 . and [α, β ] is normalized vector of [tan ϕ, 1]. The slot can be uniquely defined by the set of its vertices V sw ,V se ,V ne ,V nw (Birgin and Lobato, 2010 )
where
T denote coordinates of the slot's center and Q(θ ) denotes the anticlockwise rotation matrix
Then the hyperspace definition of the i-th slot can be expressed as
where Conv denotes convex hull operation and i denotes index of the slot. The rotation of each slot should respect the direction of electric current such that slots would not create any unnecessary barrier to an electron flow. If we choose the rotation angle θ = 0, that corresponds to current flow in the top part of the pCell, depicted in Fig. 1b , then Q(θ ) = I.
Next we state basic notation for shapes illustrated in Fig. 2 . When we move each facet of the polytope P inward by constant s b , then we consider the polytope that denotes the boarding area for slots
where H is defined in (4) and K r is defined as
Similarly we define the slot's extended polytopes S e by moving each facet of the slot outward by constant m/2, yellow shape, the slot's covering polytope S s by moving each facet of the slot outward by constant s s , blue shape and the covered polytope P c by moving each facet of the P inward by constant m/2, brown shape, depicted in Fig. 2 .
A straightforward way to express the optimization problem 3.1 is
is area of i-th slot, S i denotes i-th slot defined by (7), S ei denotes i-th extended polytope (the slot with extended facets by m/2) and S si denotes ith covering polytope (the slot with extended facets by s s ). Note that P r is a nonlinear function of pCell's parameters ϕ, γ, b. R denotes number of slots used in the problem. Since the optimal number of slots is unknown the problem (10) is a nonlinear combinatorial optimization problem in the parameters ϕ, γ, b. Mathematical programs that solve the problem (10) are complex and computationally demanding in general (Birgin and Lobato, 2010) .
The condition (10b) forces slots to lie inside the reduced polytope P r such that distance of any slot from boundary of the metal shape is more than s b . The condition (10c) expresses the DRC principle discussed above. The union of all the slots's extended polytopes has to cover polytope P c . The constraint for the distance between slots is denoted by (10d). Constraints (10e), (10f) are technology restrictions for slots width and length (2). Remark 1. It is sufficient to replace the nonlinear function of the rectangle area w i ℓ i by the linear function of the rectangle perimeter w i + ℓ i in the objective (10a).
Here we summarize the notation used to this point the minimum allowed distance of the slot from boundaries of P s s the minimum allowed distance between slots P r the halfspace definition of the reduced pCell's top-part P c the halfspace definition of the subset of pCell's top-part that needs to be covered S c the halfspace definition of the slot's covering area S e the halfspace definition of the slot's extended area
Multi-parametric Problem
Multiparametric programming is a method for solving optimization problems with varying parameters (Pistikopoulos (Bank, 1982) . It was shown (Bemporad et al., 2002; Borrelli, 2003) that the solution to the multi-parametric (mixed-integer) linear program is a piecewise affine function defined over polytopic regions in the space of the parameters. Remark 2. The computational complexity of the multi-parametric program rapidly increases with the number of the constraints in the problem (Borrelli, 2003) .
The varying parameters in the slotting problem are parameters α, β , γ, b of the model (3) with matrices (4). However, the constraints that force slots to lie inside P r (13b) bring bilinearity into the problem. To overcome this obstacle we propose to quantize ϕ angle such that the α = const, β = const and generate set of parametric solutions for all discrete values of the angle. We can say that the geometry of pCell will be "quantized". In spite of the reduction of the range of the angle we are able to proceed without major consequences as it will be shown in the numerical example. The desired geometry is derived from requirements on a power and layout properties. A slight change in the geometry of the pCell will not cause any discomfort to the circuit designer.
PROPOSED SOLUTION
To solve the problem discussed in Section 3, we propose to use a quantization of the angle ϕ ∈ {ϕ 1 , ..., ϕ i , ..., ϕ K } such that the α = const, β = const for each value of the angle and the optimization problem (10) transforms to mixed-integer linear problem (MILP). We propose to obtain the parametric solution by means of the multi-parametric programming. It was shown in (Borrelli, 2003; Pistikopoulos et al., 2007b ) that the solution of the MILP is a piecewise affine function (PWA)
where {R j } L j=1 is the partition of the polyhedron Ω ⊆ R 4 , R j ⊆ R 4 are polyhedra, F j ∈ R 4×4R , K j ∈ R 4R , j = 1, . . . , L, and z = [z 1 , z 2 , ..., z i , ..., z R ] T is vector of optimized variables where
The parametric solution for the slotting problem will consist of the family of the piecewise affine (PWA) functions {z 1 , z 2 , ..., z R } that i-th function will define position and size of i-th slot:
T are parameters expressing the "quantized" geometry of pCell.
Since every PWA function is associated with a partitioning of the parameter domain into L polyhedral regions R j = {p ∈ R 4 |H j p ≤ K j }, j = 1, ..., L, an implementation of the solution for i-th slot will involve only two steps:
(1) Identification of the region R j that contains p.
(2) Evaluation of the affine function F
The first step is often referred to as the point location problem (Kvasnica, 2009 ).
Single Slot Problem
In this part we formulate optimization problem for obtaining optimal position and size of single slot in the pCell's top part. The slot's volume in the objective function (10) is replaced by the sum of width and length of the slot.
min The first set of constraints (13b) forces the slot to lie inside the polytope P r . Otherwise, constraints (13c), (13d) push the extended polytope S e to cover P c .
For the unique parameter vector [α, β , γ, b] T the problem (13) is a linear optimization problem (Boyd and Vandenberghe, 2004) that can be easily formulated using Yalmip (Löfberg, 2004) and solved with a variety of solvers, e.g. (ILOG, 2008) .
Multiple Slots Problem
In the previous section we showed how to formulate the single slot placement problem as a linear program. Now we want to extent the formulation for R slots. A floor planning problem (Sherwani, 1999) can be considered an extension of the placement problem (Boyd and Vandenberghe, 2004) . The nonoverlap constraints (10d) make the floor planning problem a complicated combinatorial optimization problem or a rectangle packing problem (Huang and Chen, 2007; Birgin and Lobato, 2010) . However, if the relative positioning of the rectangles is specified, it is possible to formulate the problem as a convex optimization problem with minimum number of constraints (Boyd and Vandenberghe, 2004) . It is also desired to keep the number of constraints minimal w.r.t. remark 2. We consider a system of minimal number of relative positioning constraints as was defined in Chapter 8.8.1 of Boyd and Vandenberghe (2004) . The system uses two graphs (horizontal and vertical graph) that represent slots position relations in horizontal and vertical direction. A simple example is shown in Fig. 4 . We will refer to single floor plan represented by unique pair of graphs H and V as a flooring scenario and its model expressed as
where A j , B j are matrices representing relative positioning of jth scenario including (10e), (10f) and z = [z 1 , z 2 , ..., z i , ..., z R j ] T is vector of optimized variables where Fig. 4 shows two different scenarios. Each scenario is defined by minimal set of constraints that create the placement model. For example, the model for the single slot scenario is formed by constraints (13b), (13c), (13d). For N different scenarios we define mixed-integer linear optimization problem
The IF-THEN logic statement in (15b) needs to be converted into an equivalent mathematical representation. It can be achieved by exploiting the big-M technique suggested in Williams (1999) .
NUMERICAL RESULTS
In this section we present numerical results for the optimization problem defined in previous section and implementation issues. Since the proposed heuristic approach for the base part of pCell is quite straightforward we will discuss only results for the top part of pCell.
The parameters for a mosfet technology were applied when w min = 2, w max = 10, ℓ min = 20, ℓ max = 250, s s = 10, s b = 10, m = 35 (µm). The optimization problem (15) was defined in Matlab environment using Yalmip and Multi-parametric toolbox (Löfberg, 2004; Kvasnica et al., 2004) as the parametric mixed integer linear program. Twelve slots were used in 35 flooring scenarios and introduced into the problem. The program was evaluated for sixty discrete values of ϕ angle in the range [0.3; π/2] and set of the parametric solutions was generated. Each set contains twelve PWA slot functions (12). The parametric solution uses a subset of flooring scenarios. In Fig. 5 a domain [γ, b] of the parametric solution for ϕ = 1.3802 rad is depicted. The solution uses 27 of 35 flooring scenarios. Different colors represent different scenarios in Fig. 5 . Table 1 shows numerical properties of the parametric program for ten values of angle ϕ. Columns of the table denote, respectively, value of ϕ, the total number of regions L of the parametric solution, the number of used scenarios (maximum is 35) in the solution, the off-line calculation time of the parametric solution (in seconds) and the average evaluation time of the parametric solution (in miliseconds). Note that the off-line calculation times correspond to generating the parametric solution and it is performed only once. The user evaluates the solution in miliseconds with no need of commercial optimization solvers. Computation was performed on a 2.5 GHz Core i5 CPU with 4GB of RAM using MATLAB 7.8 and MPT 2.6.3.
Implementation
Each slot function returns the optimal values of [C x 1 ,C x 2 , ℓ, w] T which denote, respectively, x 1 , x 2 coordinates of the slot's center, slot's width and slot's length. The parametric solution for single value of ϕ contains twelve slot functions defined over L polyhedral regions. If we consider sixty values of ϕ angle then we can express memory requirements as
cells of a table where each cell contains parameters F j , G j of the parametric solution (11). In spite of, the memory requirement (16) can be a huge number > 10 6 , the evaluation of the solution will mostly depend on the number of regions L j and effectiveness of the point location algorithm. The point location can be implemented by checking whether p ∈ R j holds sequentially for j = 1, ..., L j , which has a runtime complexity of O(L j ) (Kvasnica, 2009) or exploiting binary search tree (Tondel et al., 2003) which has a logarithmic O(log L j ) runtime complexity. . Slotting for composition of two pCells. Green area denotes P r , dashed areas denote S e , and brown area denotes P c .
Example
At the end, a circuit designer inputs desired parameters of the power transistor (power, amperage, layout orientation) and the application creates all layers of the component. Fig. 6 shows composition of two pCells and its slotting for desired parameters ϕ = 0.8761, b = 150, γ = 156. The "quantized" pCell differs from desired one in ∆ϕ = 0.0042rad that cause no discomfort for the designer. The sequential search was applied for evaluating the parametric solution and evaluating times range in fractions of seconds.
CONCLUSIONS AND FUTURE WORK
The presented approach solves the slotting problem in a way which is new in the area. We formulate the problem as a convex programming problem and obtain the solution by means of the parametric programming. The result is stored as a set of piecewise affine functions that are easy to evaluate in short times (miliseconds). The usage of any commercial optimization solvers is avoided on the user's side. We demonstrated the approach on the problem of automatic generation of the power transistor in specific VLSI technology.
Our future work will focus on an optimization of memory requirements of the parametric solution. Since each analytical slot function (12) consists of piecewise continuous parts, the approach based on min-max algebraic functions (Wen et al., 2009 ) can be appealing.
The optimal solution should use flooring scenario with slots size close to the minimum slot size (w min × ℓ max ). To achieve this property it is needed to introduce all possible scenarios into the parametric problem. An automatic generation of flooring models will make the usage of the proposed methodology much simpler.
